5

Abstract of the Disclosure

A memory cell for a memory array in a folded bit line configuration. The memory cell includes an access transistor formed in a pillar of single crystal semiconductor material. The access transistor has first and second source/drain regions and a body region that are vertically aligned. The access transistor further includes a gate coupled to a wordline disposed adjacent to the body region. The memory cell also includes a passing wordline that is separated from the gate by an insulator for coupling 10 to other memory cells adjacent to the memory cell. The memory cell also includes a trench capacitor. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor. The trench capacitor also includes a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.

Express Mail" mailing label number: EL564209390US	
Date of Deposit:	April 17, 2000
I hereby certify that this pape United States Postal Service service under 37 CFR 1.10 of addressed to the Assistant Ci	er or fee is being deposited with the "Express Mail Post Office to Addresses" In the date indicated above and is commissioner for Patents,
Washington, D.C. 20231 Printed Name:	Shavn Hise

Signature: .